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Technology Focus: Data Acquisition
Program Merges SAR Data on Terrain and Vegetation Heights
NASA’s Jet Propulsion Laboratory, Pasadena, California
X/P Merge is a computer program
that estimates ground-surface eleva-
tions and vegetation heights from
multiple sets of data acquired by the
GeoSAR instrument [a terrain-map-
ping synthetic-aperture radar (SAR)
system that operates in the X and P
bands]. X/P Merge software com-
bines data from X- and P-band digital
elevation models, SAR backscatter
magnitudes, and interferometric cor-
relation magnitudes into a simplified
set of output topographical maps of
ground-surface elevation and tree
height.
For computational efficiency, in-
versions are performed by use of
lookup tables. The program per-
forms calibrations to remove biases
from output estimates, calibrates in-
terferometric correlation magni-
tudes by accounting for geometric
and radiometric errors, differenti-
ates between surface and vegetated
areas, and, on a pixel-by-pixel basis,
selects the lookup table corresponding
to the best user-specified inversion ap-
proach.
This program was written by Paul Siqueira,
Scott Hensley, Ernesto Rodriguez, and Marc
Simard of Caltech for NASA’s Jet Propulsion
Laboratory. 
This software is available for commercial
licensing. Please contact Karina Edmonds of
the California Institute of Technology at
(626) 395-2322. Refer to NPO-40268.
Using G4FETs as a Data Router for In-Plane Crossing of 
Signal Paths
Cross-talk is low enough that integrity of signals could be preserved. 
NASA’s Jet Propulsion Laboratory, Pasadena, California
Theoretical analysis and some experi-
ments have demonstrated that silicon-
on-insulator (SOI) 4-gate transistors of
the type known as G4FETs could be effi-
ciently used for in-plane crossing of sig-
nal paths. Much of the effort of design-
ing very-large-scale integrated (VLSI)
circuits is focused on area-efficient rout-
ing of signals. The main source of diffi-
culty in VLSI signal routing is the re-
quirement to prevent crossing, in the
same plane, of wires that are meant to be
kept electrically insulated from each
other. Consequently, it often becomes
necessary to design and build VLSI cir-
cuits in multiple layers with vias (connec-
tions between conductors in different
layers at selected locations). Suitable de-
vices that would prevent, or at least suffi-
ciently suppress, undesired electrical
coupling (cross-talk) between wires
crossing in the same plane would enable
compact, simpler implementation of
complex interconnection networks with
in-plane crossings that, heretofore, have
not been possible in VLSI circuitry. The
use of G4FETs as in-plane signal-crossing
devices or routers, in combination with
the use of G4FETs as universal program-
mable logic gates, would create opportu-
nities for reducing complexity in VLSI
design.
A G4FET, depicted in simplified form
in Figure 1, has the same basic structure
as does a prior SOI cross-MOSFET
(metal oxide/semiconductor field-effect
transistor), though the cross-MOSFET is
somewhat wider. The cross-MOSFET
consists essentially of an inversion-mode
and an accumulation-mode MOSFET
that share gate and substrate terminals
and are oriented perpendicularly to
each other. The prior use of the cross-
MOSFET involved sequential operation
of the inversion-mode and accumula-
tion-mode MOSFETs. In contrast, the
use of the G4FET as an in-plane router
involves the simultaneous operation of
the inversion-mode MOSFET in one in-
plane direction and the accumulation-
Figure 1. The G4FET consists of a p-channel inversion-mode MOSFET (including source S1 and drain D1)
for current flowing in the x direction and an accumulation-mode n-channel MOSFET (including source
S2 and drain D2) for current flowing in the y direction. The gate, body and substrate are common to
both transistors.
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